Na}{

File Content: `drm_sarea.h`

/**
 * \file drm_sarea.h
 * \brief SAREA definitions
 *
 * \author Michel Dänzer <michel@daenzer.net>
 */

/*
 * Copyright 2002 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef _DRM_SAREA_H_
#define _DRM_SAREA_H_

#include "drm.h"

#if defined(__cplusplus)
extern "C" {
#endif

/* SAREA area needs to be at least a page */
#if defined(__alpha__)
#define SAREA_MAX                       0x2000U
#elif defined(__mips__)
#define SAREA_MAX                       0x4000U
#elif defined(__ia64__)
#define SAREA_MAX                       0x10000U	/* 64kB */
#else
/* Intel 830M driver needs at least 8k SAREA */
#define SAREA_MAX                       0x2000U
#endif

/** Maximum number of drawables in the SAREA */
#define SAREA_MAX_DRAWABLES		256

#define SAREA_DRAWABLE_CLAIMED_ENTRY    0x80000000

/** SAREA drawable */
struct drm_sarea_drawable {
	unsigned int stamp;
	unsigned int flags;
};

/** SAREA frame */
struct drm_sarea_frame {
	unsigned int x;
	unsigned int y;
	unsigned int width;
	unsigned int height;
	unsigned int fullscreen;
};

/** SAREA */
struct drm_sarea {
    /** first thing is always the DRM locking structure */
	struct drm_hw_lock lock;
    /** \todo Use readers/writer lock for drm_sarea::drawable_lock */
	struct drm_hw_lock drawable_lock;
	struct drm_sarea_drawable drawableTable[SAREA_MAX_DRAWABLES];	/**< drawables */
	struct drm_sarea_frame frame;	/**< frame */
	drm_context_t dummy_context;
};

#ifndef __KERNEL__
typedef struct drm_sarea_drawable drm_sarea_drawable_t;
typedef struct drm_sarea_frame drm_sarea_frame_t;
typedef struct drm_sarea drm_sarea_t;
#endif

#if defined(__cplusplus)
}
#endif

#endif				/* _DRM_SAREA_H_ */

Name	Size	Permission
amdgpu_drm.h	40377 bytes	0644
armada_drm.h	1212 bytes	0644
drm.h	45915 bytes	0644
drm_fourcc.h	70591 bytes	0644
drm_mode.h	41329 bytes	0644
drm_sarea.h	2808 bytes	0644
etnaviv_drm.h	11993 bytes	0644
exynos_drm.h	11148 bytes	0644
habanalabs_accel.h	81516 bytes	0644
i915_drm.h	131782 bytes	0644
ivpu_accel.h	11917 bytes	0644
lima_drm.h	5052 bytes	0644
msm_drm.h	16617 bytes	0644
nouveau_drm.h	15078 bytes	0644
omap_drm.h	4027 bytes	0644
panfrost_drm.h	8448 bytes	0644
panthor_drm.h	28080 bytes	0644
pvr_drm.h	40166 bytes	0644
qaic_accel.h	12067 bytes	0644
qxl_drm.h	4131 bytes	0644
radeon_drm.h	38313 bytes	0644
tegra_drm.h	21651 bytes	0644
v3d_drm.h	23678 bytes	0644
vc4_drm.h	14472 bytes	0644
vgem_drm.h	1986 bytes	0644
virtgpu_drm.h	7845 bytes	0644
vmwgfx_drm.h	37609 bytes	0644
xe_drm.h	57717 bytes	0644

File Content: drm_sarea.h

File Content: `drm_sarea.h`